

Anode front-end electronics. Current status

- •AFEB production schedule
 - -CMP16-G chip first test results
 - -AFEB production schedule
 - -AFEB test procedure
 - -AFEB certification
- AFEB-ALCT cable production schedule
- AFEB input cable production
- Delay chip DEL16 "first look" test
- Delay chip test procedure



Amplifier ASIC CMP16_G status

1. Pre-production shipment

| • | Produced | 1900 chips |
|---|-----------------------|------------|
| • | Selected "good" chips | 1150 chips |
| • | Yield rate | 60% |

•

2. Production shipment (September 22)


| 2. I roduction shipment | (Septeme |
|---|----------|
| Produced quantity | 25000 |
| Expected yield rate | 60% |
| Expected good chip quantity | 14000 |
| Tested | 2500 |
| Good chips | 1650 |
| High threshold chip | 600 |
| Low threshold chip | 40 |
| Bad chip | 200 |
| | |



| | | | | A P | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------------|--------------------|--------------|-----|------|------|-----------|---------|-----|----------------|------|---------------------|------|------|------|------|------|------|------|------|------|------|------|------|-----|--------|------|--------|--------|-------|-------|-------------|--------|---------------|-----------|-------|
| | | | | Al | -E | R | pr | 00 | duc | Ctic | on | SC | ne | du | le | | | | | | | | | | | | | | | | | | | | |
| | | | | Tot | al A | ٩FE | Bs | 1 | 054 | 4 | Flat plank option 9 | | | | | | 2 | | | | | | | | | | | | | | | | + | | |
| | | | | | | | | | | | | _ | tion | • | | | | | | | | | | | | | | | | | | | | | |
| | | | CY2 | 2001 | | | | | | | | | CY20 | 02 | | | | | | | | | | | CY2003 | | | | | | | | # | CY2 | 1004 |
| | | | _ | | May | Jun. | July A | ug. | Sep. | Oct. | Nov. | | | | Mar. | Apr. | May. | Jun. | July | Aug. | Sep. | Oct. | Nov. | | | Mar. | Apr. N | May Ju | un Ju | l Aug | Sep. | Oct. N | Vov. [| Dec. Jan. | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | \dashv | | |
| CMP16 | | AMI- ASAT | | 1900 | | | | | Total 25000 | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Incoming | CMU LAB7 | | 1900 | | | | | 1000 | 4000 | 5000 | 1000 | 1000 | 1000 | 1000 | | | | | | | | | | | | | | | | | | | | |
| AD16 board | AFEB | ACC | | 1100 | | | | | | | 4000 | | | | | | | | | | | | | | | | | | | | | | | | |
| | Functionality test | ACC | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | AFEB burn in test | LAB6 | | | 500 | 600 | | | | 200 | 500 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 900 | | | | | | | | | | | | | | | 10700 |
| | AFEB sertification | LAB7 | | | | | | 620 | | 300 | | | | | 1000 | | | | | | 1000 | 180 | | | | | | | | | | | | | 10700 |
| | Shipping rate to: | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | UCLA | | | | | | | | 124 | | 240 | | 240 | | | | 240 | | | 240 | | | 240 | | 240 |) | | 216 | | | | | | | 1780 |
| | UF | | | | | | \perp | | 124 | | 240 | | 240 | | | | 240 | | | 240 | | | 240 | | 240 | | | 216 | | | Ш | | ightharpoonup | | 1780 |
| | PNPI | | | | | | | | | | | 504 | | 504 | | 588 | | | 432 | | 432 | | | 504 | 432 | | | 432 | 50 | 4 | \bigsqcup | | \dashv | | 4332 |
| | China/flat | | | | | | | | | | | 216 | | 216 | | 212 | | | 212 | 1 | 212 | 1 | | 252 | | | | | | | \bigsqcup | _ | \dashv | | 1320 |
| | China/tray | | | | | \square | - | | | | | 72 | | 72 | | 72 | | | 72 | - | 72 | | | 84 | 144 | | | 144 | 14 | 4 | 144 | _ | 144 | 16 | 1332 |
| | Total | | | | | | | | 248 | | 480 | 792 | 480 | 792 | | 872 | 480 | | 716 | 480 | 716 | | 480 | 840 | 1056 | | | 8001 | 64 | 8 | 144 | | 144 | 16 | 10544 |

N.Bondar, October 5, 2001









Anode electronics test

Test stand structure:




Test stand adapted for 10 amplifier boards





Test 1- good chip selection.



Clamp-shell adapter for two chips.

Test condition:

Power voltage -5.5V

Threshold voltage -150 mV (~20 fC of input charge),

Amplifier input capacitor - 0 pF

Input charge scan range - 0 fC -200 fC.

Input signals come through internal capacitance

Good chip requirements:

-noise level - less than 0.8 fC @ Cin=0 pF;

-threshold uniformity better than - +/- 10%;

-propagation time variation - within 4ns for all channels

of the chip for input signals

from 50 fC to 200 fC.



Test 2 - Burn-in procedure

Burn-in procedure.

- Oven temperature - 100° C

- CMP16 power on - 5.5V

- Threshold voltage - 150 mV

- Input test pulse amplitude - 150 mV.


Burn-in test duration - 75 hours.



Test 3 - board certification

10 boards test adapter

- amplifier input capacitance Cin=200pF
- individual injection circuit for each channel with accuracy better than 2%



4 test runs:


- 1 -low threshold, external injection circuit;
- 2 -high threshold, external injection circuit;
- 3 -low threshold, the chip internal capacitance as an injection circuit;
- 4 -low threshold, time measurement.



The following parameters are measured:


- 1 Threshold level as a function of threshold voltage
- 2 Threshold uniformity for each chip
- 3 Noise level at Cin=200 pF
- 4 Propagation time as a function of the input signal amplitude
- 5 Propagation time uniformity
- 6 Time resolution of the chip
- 7 Test pulse injection capacitance of the chip calibration





N.Bondar, October 5, 2001 10





Input cable specification:

Inp1 - 2.5" - 1332 cables.

Inp2 - 5.0" - 1332 cables.

Inp3 - 7.5" - 1332 cables.

Material:

.050" Pleated Foil Shielded Cable3M 90404 SeriesFlat, Halogen Free

Production:

SUB-SEM, Inc.

Expected delivery time - December 2001



Delay chip DEL16.

Produced 25000

Tested 1600

Rejected 30

Yield rate $\sim 98\%$

Problem:

Relatively large delay variation at maximum delay code Relatively large delay step variation


We need modify the test program for "on-line" delay chip selection.

Expected yield rate after selection 60%



Delay chip mass production test

Clamp-shell adapter for two DEL16 chips



The delay chip test procedure:

- 1. Delay measurements
- scan delay code in the DEL16 chip in steps of "one"
- 100 input pulses are sent to the chip inputs for each delay step
- the propagation time for each step is measured with the TDC modules.
- 2. The Output Test Level measurements



A good chip should satisfy the following conditions:

- the maximum delay and output pulse width should meet the specifications,
- the delay step variation between channels must be less than half of the delay step.
- the control interface can switch on the Output Test Level at the chip outputs.